

AD-A052 419

UNITED TECHNOLOGIES RESEARCH CENTER EAST HARTFORD CONN F/G 20/12
TWO DIMENSIONAL NUMERICAL SIMULATION OF NEGATIVE DIFFERENTIAL M--ETC(U)
DEC 77 T M MCHUGH, H L GRUBIN N00014-74-C-0237
UTRC/R77-921818-3 NL

UNCLASSIFIED

1 OF 1
ADA
052419



END
DATE
FILMED
5-78
DDC

R77-921818-3

12

AD A 052419

TWO-DIMENSIONAL NUMERICAL SIMULATION OF NEGATIVE DIFFERENTIAL MOBILITY SEMICONDUCTING DEVICES

By
T.M. McHugh
and
H.L. Grubin


SPONSORED BY THE OFFICE OF NAVAL RESEARCH
UNDER CONTRACT N00014-74-C-0237

DECEMBER 1977

ONR Contract Authority No. 373-024

Approved for Public Release; Distribution Unlimited.

AD No. _____
DDC FILE COPY



**UNITED TECHNOLOGIES
RESEARCH CENTER**



**UNITED
TECHNOLOGIES**

EAST HARTFORD, CONNECTICUT 06108

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 24TRC/R77-921818-3 ✓	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) Two Dimensional Numerical Simulation of Negative Differential Mobility Semiconducting Devices	5. TYPE OF REPORT & PERIOD COVERED Publication	
7. AUTHOR(s) T. M. McHugh and H. L. Grubin	6. PERFORMING ORG. REPORT NUMBER	
9. PERFORMING ORGANIZATION NAME AND ADDRESS United Technologies Research Center Silver Lane East Hartford, Connecticut 06108	8. CONTRACT OR GRANT NUMBER(s) N00014-74-C-0237 ✓	
11. CONTROLLING OFFICE NAME AND ADDRESS Office of Naval Research Electronics Program Office 800 North Quincy, Arlington, Virginia 22217	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 12 19 p.	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office) Air Force Plant Representative Office 400 Main St. East Hartford, Connecticut 06108	12. REPORT DATE December 1977	
	13. NUMBER OF PAGES Seven	
	15. SECURITY CLASS. (of this report) UNCLASSIFIED	
	15a. DECLASSIFICATION DOWNGRADING SCHEDULE	
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report) Approved for public release; distribution unlimited		
18. SUPPLEMENTARY NOTES Paper was presented at the 1976 Summer Computer Simulation Conference held in Washington, D.C. July 1976. Paper is part of the Conference Proceedings.		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Simulation, devices, GaAs, negative differential mobility, semiconductors, field effect transistors.		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) A numerical simulation in two spatial dimensions of negative differential mobility semiconducting devices is described. The simulation models time dependent operation of two or three terminal devices in an external circuit. The mathematical model of the semiconductor consists of a set of nonlinear second-order partial differential equations which are solved on a (Over)		

DD FORM 1473

1 JAN 73

EDITION OF 1 NOV 65 IS OBSOLETE

S/N 0102-LF-014-6601

UNCLASSIFIED 409 252

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

20. ABSTRACT (Cont'd)

rectangular mesh using explicit finite difference techniques. The external circuit is modeled using lumped linear elements and the resulting equations are solved using implicit techniques. The external circuit equations are coupled to the semiconductor equations by the current flow and potential at the device terminals. The solution of the resulting time dependent boundary value problem is a feature of the simulation which permits more realistic numerical analysis of NDM devices than was previously possible.

The simulation is implemented using interactive computer graphics. As the solution evolves, displays of the potential, charge density and current flow in the semiconductor are available via a computer graphic terminal. Sample results of simulations of a negative differential mobility field effect transistor are presented.

ADDITION ON	
DTIC	White Section <input checked="" type="checkbox"/>
DDO	Buff Section <input type="checkbox"/>
UNANNOUNCED	<input type="checkbox"/>
JUSTIFICATION	
BY	
DISTRIBUTION/AVAILABILITY CODES	
Dist. AVAIL. and/or SPECIAL	
A	

DDC
RECEIVED
APR 10 1978
D

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

TWO-DIMENSIONAL NUMERICAL SIMULATION OF NEGATIVE DIFFERENTIAL MOBILITY SEMICONDUCTING DEVICES

T. M. McHugh and H. L. Grubin

United Technologies Research Center, East Hartford, Connecticut 06108

ABSTRACT

A numerical simulation in two spatial dimensions of negative differential mobility semiconducting devices is described. The simulation models time dependent operation of two or three terminal devices in an external circuit.

The mathematical model of the semiconductor consists of a set of nonlinear second-order partial differential equations which are solved on a rectangular mesh using explicit finite difference techniques. The external circuit is modeled using lumped linear elements and the resulting equations are solved using implicit techniques. The external circuit equations are coupled to the semiconductor equations by the current flow and potential at the device terminals. The solution of the resulting time dependent boundary value problem is a feature of the simulation which permits more realistic numerical analysis of NDM devices than was previously possible.

The simulation is implemented using interactive computer graphics. As the solution evolves, displays of the potential, charge density and current flow in the semiconductor are available via a computer graphic terminal. Sample results of simulations of a negative differential mobility field effect transistor are presented.

INTRODUCTION

A field effect transistor (abbreviated FET) is a device in which the bulk conductance of an extrinsic semiconductor is controlled by an externally applied bias. Several mechanisms may be used to achieve this control; one of which employs a reverse bias Schottky contact to control the cross-sectional area through which current flows. A principal feature of FET operation is that it is a majority carrier effect. The minority carriers do not effectively participate in transistor action.

One possible configuration of an FET is shown in Fig. 1. The device consists of an n-type semiconductor with low resistance contacts at either end, labelled source and drain. On the top of the semiconductor is a Schottky metal electrode, called the gate contact, which has the effect of creating a region that is relatively free of mobile carriers (shaded region). The region beneath the depleted region contains the mobile carriers and is called the conducting channel. The device generally sits atop of a semi-insulating substrate, and may be separated from it by a buffer layer.

In normal FET operation the source and drain contacts are connected by an external circuit and primary current flows through the conducting channel. The width of the depleted region, and consequently that of the conducting channel, is determined by the potential within the channel. The potential within the channel is dependent on both the gate and drain potential and the dc resistance is, therefore, bias dependent. Typical source-drain current-voltage characteristics are therefore nonlinear and dependent on the gate potential (1).

With the exception of very recent work most analyses of FET devices, e.g., amplifiers, are small signal studies. The starting point for these studies is the known dc distribution of space charge, electric field and voltage within the device. Theoretical studies usually involve two-dimensional approximations to the three-dimensional structure, and can be grouped into either analytical or numerical approaches. The analytical studies, which include the original proposal of Shockley (1), generally consist of reducing the complicated two-dimensional analysis to a series of separate but connected one-dimensional problems. The analysis permits calculations of

the current-voltage characteristics, the transconductance, etc., from which parameters for device design can be extracted.

The postulated space charge distribution within an FET determines how the device is designed for a specific application. The adequacy of the analytical studies for determining the space charge distribution has been scrutinized carefully as inconsistencies between theory and experiment have emerged. In one general study, using numerical techniques, Kennedy et al. (2) predicted that, at sufficiently high bias values, regions of carrier accumulation and depletion would form within the conducting channel of the device; a phenomenon not predicted by earlier analytical studies. The presence of these nonuniform space charge layers was shown to affect the gate bias dependence of the primary current-voltage characteristics.

Within the past few years considerable activity has centered around the semiconductors gallium arsenide and indium phosphide as FET materials. While InP is of recent interest, GaAs FET's provide the prospect of linear amplification of microwave signals of up to at least 10 GHz, output power of several watts and a bandwidth of an octave or more. From the point of view of device design it is recognized that the space charge distribution within this material is nonuniform and in some cases electrically unstable (3). The reason for the latter is that for long conducting channels and sufficiently high fields the electrons may acquire enough energy to become 'hot' and create a region of negative differential mobility where the average mobility decreases with increasing electric field, see Fig. 2. If the latter occurs the device becomes electrically active and introduces a mechanism that competes with the small signal operation of the device; namely, the spontaneous nucleation and subsequent propagation of local regions of high electric fields (Gunn domains).

The prospect of dealing with electrically active semiconductors introduces additional constraints in FET design. In the first place low resistance contacts are known to allow the formation of Gunn domains. In certain cases instabilities associated with these domains can be eliminated. In other cases, as in logic applications, Gunn domain nucleation and propagation are features incorporated into the design of the device. The time dependent behavior of electrically active semiconductors cannot always be described by small signal time dependent analyses. The nature of the problem dictates that the transient phenomena be treated in as realistic a way as is




Fig. 1. An FET configuration with source and drain contacts on the ends of the device and the gate contact on top. The device is modeled in the xy plane.




Fig. 2. The velocity versus electric-field $v(E)$ curve for n-GaAs. The theoretical curve is that of Butcher-Fawcett (6) and the experimental points were obtained by Ruch-Kino (7).

numerically possible. Accurate modeling of GaAs FET's demands large signal time dependent analysis in at least two dimensions.

Large signal transient analysis of FET's has been done for time independent potential on the contacts (4,5). An initial device state is chosen which is incompatible with the final steady state and the resulting transient relaxation is then studied. A more difficult but more realistic problem is solved in this paper in which the semiconductor equations and the external circuit equations are solved and coupled together through time dependent boundary conditions, specifically the contact potentials.

The principal approximations in the mathematical formulation are (a) the three-dimensional carrier flow is reduced to two dimensions by assuming the variables to be independent of the z coordinate, and (b) all minority conduction is ignored. Within this framework a numerical simulation of field dependent mobility devices is performed. The mathematical model of the semiconductor consists of a set of nonlinear partial differential equations which are solved on a rectangular mesh using explicit finite difference techniques. Particular attention is paid to the selection of boundary conditions. The boundary conditions approximate the physical and electrical characteristics of the outer periphery of the semiconductor structure. The exposed surfaces of the semiconductor are assumed to be ideal electrical insulators; and no current is permitted normal to these bounding surfaces. The low resistance contacts and the gate contact are approximated by equipotential surfaces with a prespecified charge density. For the calculations illustrated, the low resistance source and drain contacts are charge neutral and located sufficiently far from the active region of the device so that for the current levels involved they have no influence on the electrical properties of the device. A specific impurity atom distribution is assumed, which in general can be spatially dependent. In the sample calculations it is assumed to be homogeneous.

The semiconductor equations are coupled to the circuit equations by the boundary conditions at the device terminals. The solution of the resulting time dependent boundary value problem is a feature of the simulation and represents an advance in the state-of-the-art of these types of calculations.

The simulation is implemented using interactive computer graphics. As the solution evolves, displays of the potential, charge density and current flow in the semiconductor are available via a computer graphics terminal.

FORMULATION

The relevant semiconductor equations for unipolar two-dimensional electron conduction include Poisson's equation

$$\nabla^2 V(x,y,t) = \frac{e}{\epsilon} [N(x,y,t) - N_0(x,y,t)] \quad (1)$$

and

$$\vec{E}(x,y,t) = -\text{grad } V(x,y,t) \quad (2)$$

for carriers of charge $-e$ where $e = 1.6 \times 10^{-19}$ coul. ϵ is the permittivity of the material which, for GaAs is 9.8×10^{-3} coul²/joule-cm. $V(x,y,t)$ is the potential, $\vec{E}(x,y,t)$ the electric field, $N(x,y,t)$ the mobile carrier density, and $N_0(x,y,t)$ the position dependent background doping density. For the sample calculations N_0 is a constant equal to $10^{15}/\text{cm}^3$.

The average electron velocity is related to the electric field through the relation

$$\vec{w}(x,y,t) = -\mu(|\vec{E}|)\vec{E}(x,y,t) \quad (3)$$

where $\vec{w}(x,y,t)$ is the average electron velocity and $\mu(|\vec{E}|)$ is the field dependent mobility.

The equation for carrier transport including diffusion is

$$\vec{J}(x,y,t) = eN(x,y,t)\mu(|\vec{E}|)\vec{E}(x,y,t) + eD\text{grad } N(x,y,t) \quad (4)$$

where D is the diffusion coefficient, which is generally electric field dependent. In the sample calculations, D is taken to be constant and equal to $200 \text{ cm}^2/\text{sec}$. The above equations are subject to the constraints of the equation of continuity

$$\text{div } \vec{J}(x,y,t) = e \frac{\partial}{\partial t} [N(x,y,t) - N_0(x,y,t)] \quad (5)$$

or

$$\text{div } \vec{I}(x,y,t) = 0 \quad (6)$$

where

$$-\vec{I}(x,y,t) = \vec{J}(x,y,t) + \frac{e\partial \vec{E}(x,y,t)}{\partial t} \quad (7)$$

The boundary conditions to the above equations are derived from the surface and contact properties: no current flows through the free surfaces. With the assumptions of zero permittivity for the surrounding space, this leads to

$$\hat{n} \cdot \text{grad } V = \hat{n} \cdot \text{grad } N = 0 \quad (8)$$

along the free surfaces. \hat{n} is a unit vector normal to the free surface of the semiconductor. At the source, drain and gate contact $N(x,y,t)$ is preassigned. For the sample calculations

$$N_{\text{source}} = N_{\text{drain}} = N_0 = 10^{15}/\text{cm}^3 \quad (9)$$

and

$$N_{\text{gate}} = 10^{-3} N_0 \quad (10)$$

The source potential is set to zero and the gate potential V_G and drain potential V_D are determined by simultaneous solution of the semiconductor equations and the circuit equations.

For the three contact device of Fig. 1 the circuit equations are

$$V_S = 0 \quad (11)$$

$$V_{BD}(t) = I_D(t)Z_D + V_D(t) \quad (12)$$

$$V_{BG}(t) = I_G(t)Z_G + V_G(t) \quad (13)$$

$$I_S(t) = I_G(t) + I_D(t) \quad (14)$$

where V_S is the source potential, V_G the gate potential, V_D the drain potential, I_S the source current, I_G the gate current, I_D the drain current, Z_G the gate impedance, Z_D the drain impedance. The external circuit impedances are modeled as lumped linear elements. The current passing across a contact is the integral over the contact area of the component of current density normal to the contact. For a device of dimension, l_z , in the z direction, and a contact extending over a region, l ,

$$I(t) = l_z \int_l \hat{n} \cdot \vec{I}(x, y, t) d\vec{r} \quad (15)$$

The loop currents and external circuit potentials are normalized with respect to the peak average electron velocity for GaAs and the corresponding electric field, respectively. The loop currents and circuit impedances are further normalized with respect to the device depth, l_z .

The sign of the current density, \vec{I} , as well as the signs of the loop currents in the external circuit are consistent with conventional current flow. In particular, for the circuit of Fig. 1, positive source current, I_S , implies electron flow into the device at the source contact and positive drain current, I_D , implies electron flow out of the device at the drain contact. Positive gate current, I_G , implies electron flow out of the device at the gate contact.

DIFFERENCE EQUATIONS

The device potential and mobile carrier density are computed on a uniform rectangular mesh. The mesh contains $L \times M$ internal nodes with boundary conditions imposed via additional nodes at the edges of the device. Therefore, the total number of nodes, including the boundary, is $(L+2) \times (M+2)$. Derived quantities such as electric field, charge and total current densities are defined at points other than the nodes although they are written in terms of the nodal indices. Let i be the index in the y direction, m the index in the x direction, and X the uniform mesh increment. Let k be a time index and T the time increment.

Poisson's equation is discretized using the five point

formula

$$\begin{aligned} &V_{k,i+1,m} + V_{k,i-1,m} + V_{k,i,m+1} + V_{k,i,m-1} - 4V_{k,i,m} \\ &= X^2 \frac{e}{\epsilon} (N_{k,i,m} - N_{0k,i,m}) \end{aligned} \quad (16)$$

$$1 \leq i \leq L$$

$$1 \leq m \leq M$$

The boundary potentials $V_{k,0,m}$, $V_{k,L+1,m}$, $V_{k,i,0}$, $V_{k,i,M+1}$ are determined from Dirichlet conditions on the contacts and Neumann conditions elsewhere. The potential on the contact is found by solution of the external circuit equations. Away from the contact the normal electric field is assumed to be zero on the boundary.

The components of electric field are defined between nodal points as follows:

$$\begin{aligned} E_{xk,i,m} &= - \frac{(V_{k,i,m} - V_{k,i-1,m})}{X} \\ E_{yk,i,m} &= - \frac{(V_{k,i,m} - V_{k,i,m-1})}{X} \end{aligned} \quad (17)$$

As defined above $E_{xk,i,m}$ is located midway between the nodes $(i-1,m)$ and (i,m) , while $E_{yk,i,m}$ is located midway between nodes $(i,m-1)$ and (i,m) . In order to compute the mobility, $\mu(\vec{E})$, an average electric field $\vec{E}_{(av)}$ is calculated whose x and y components are

$$E_{x(av)k,i,m} = 0.5 (E_{xk,i,m} + E_{xk,i,m-1}) \quad (18)$$

$$E_{y(av)k,i,m} = 0.5 (E_{yk,i,m} + E_{yk,i-1,m})$$

The vector $\vec{E}_{(av)}$ thus computed is located in the center of a square which has at its corners the nodes (i,m) , $(i-1,m)$, $(i,m-1)$, $(i-1,m-1)$. Numerical experiments have indicated that the method of computation of $\vec{E}_{(av)}$ affects the stability of the solution. Other methods which have been reported (4,5) lead to more complex or less stable algorithms than Eq. (18). The average electron velocity is computed from $\vec{E}_{(av)}$ as follows:

$$\vec{w}_{k,i,m} = -\mu(|\vec{E}_{(av)}|) \vec{E}_{(av)k,i,m} \quad (19)$$

so that \vec{w} is defined at the same location as $\vec{E}_{(av)}$. A specific velocity-electric field curve is included in the simulation via a piecewise linear map of mobility versus electric field magnitude. The carrier transport equation is

$$\begin{aligned} j_{xk,i,m} &= \frac{-e(N_{k,i,m} + N_{k,i-1,m})(w_{xk,i,m} + w_{xk,i,m+1})}{4} \\ &+ \frac{eD}{X} (N_{k,i,m} - N_{k,i-1,m}) \quad \begin{matrix} 1 \leq i \leq L+1 \\ 1 \leq m \leq M \end{matrix} \\ j_{yk,i,m} &= \frac{-e(N_{k,i,m} + N_{k,i,m-1})(w_{yk,i,m} + w_{yk,i+1,m})}{4} \\ &+ \frac{eD}{X} (N_{k,i,m} - N_{k,i,m-1}) \quad \begin{matrix} 1 \leq i \leq L \\ 1 \leq m \leq M+1 \end{matrix} \end{aligned} \quad (20)$$

The charge current density, \vec{j} , is defined such that $j_{xk,i,m}$ is located midway between nodes (i,m) and $(i-1,m)$ and

$j_{yk, l, m}$ is located midway between nodes (l, m) and $(l, m-1)$.

An explicit integration formula is used to propagate the mobile carrier density in time:

$$N_{k+1, l, m} = N_{k, l, m} + \frac{T}{eX} (j_{xk, l+1, m} - j_{xk, l, m} + j_{yk, l, m+1} - j_{yk, l, m})$$

$$1 \leq l \leq L$$

$$1 \leq m \leq M$$
(21)

where N_0 has been assumed to be time independent.

The total current density, \vec{i} , is calculated so that its components are defined at the same locations as the charge current density:

$$i_{xk, l, m} = -j_{xk, l, m} - \frac{e}{T} (E_{xk+1, l, m} - E_{xk, l, m})$$

$$1 \leq l \leq L+1$$

$$1 \leq m \leq M$$

$$i_{yk, l, m} = -j_{yk, l, m} - \frac{e}{T} (E_{yk+1, l, m} - E_{yk, l, m})$$

$$1 \leq l \leq L$$

$$1 \leq m \leq M+1$$
(22)

The total current on each contact is found by integrating the normal component of total current density over all nodes associated with the contact.

The external circuit equations are solved using an implicit scheme. For resistive circuit elements

$$V_{Dk} = V_{BDk} - R_D \cdot I_{Dk}$$

$$V_{Gk} = V_{BGk} - R_G \cdot I_{Gk}$$
(23)

where R_D is the drain circuit resistance and R_G is the gate circuit resistance.

Method of Solution

The presence of the external circuit introduces some difficulties into the solution of the equations describing the device charge distribution. The difference equations have been derived assuming time independent boundary potential. Referring to Eq. (22), unless the boundary potential at time $k+1$ is the same as the boundary potential at time k , the current density will not be correctly computed. In particular, the current density in the region of the contacts will not satisfy Eq. (6); that is, it will not be divergence free. The difficulty is overcome by the use of the following artifice: the mobile carrier density is propagated forward in time by a small increment, $T' \ll T$, over which it is sufficiently accurate to assume that the boundary potential does not change. Let $N_{k+\delta}$ be the mobile carrier density which has been propagated by T' . Then propagation to the next full time step is performed as follows:

$$N_{k+1, l, m} = N_{k, l, m} + \frac{T}{T'} (N_{k+\delta, l, m} - N_{k, l, m})$$
(24)

The solution requires initial conditions $N_{0, l, m}$, I_{G0} , I_{D0} and boundary conditions on V and N . At each time step the solution procedure may be summarized as follows, given $N_{k, l, m}$, I_{Gk-1} , I_{Dk-1} and estimates of I_{Gk} , I_{Dk} :

1. Find $V_{k, l, m}$, $j_{k, l, m}$
2. Find $N_{k+\delta, l, m}$
3. Find $i_{k, l, m}$
4. Update estimates of I_{Gk} , I_{Dk}

Relaxation iteration is used to update the estimates of the total currents I_{Gk} and I_{Dk} . When the iterations have converged the mobile charge density is propagated to the next time step using Eq. (24).

The solution of the difference equations is straightforward with the exception of the discrete form of Poisson's equation, Eq. (16). Methods for the solution of Poisson's equation are summarized and compared by Dorr (8). From the available techniques direct solution by Gaussian elimination has been chosen. Gaussian elimination is not generally used when two space dimensions are involved since precomputation and storage of an $L \times L \times M$ array is required. However, when the solution mesh is such that L is much less than M , as is the case with the devices being studied, and when the mesh size is not too large, Gaussian elimination, by virtue of its computational efficiency for time dependent problems, is the method of choice. The procedure for solution of the discrete Poisson's equation in two dimensions by Gaussian elimination is reviewed in (8).

Stability

Stability analysis of the device difference equations is possible only when linearizing assumptions are made. The stability of the explicit integration of Eq. (21) can be shown by von Neumann stability analysis to be limited by

$$T \cdot \frac{X^2}{4D}, T \cdot \frac{D}{v^2}$$
(25)

when constant boundary potential and constant average electron velocity ($\vec{w} = -v = \text{constant}$) are assumed. Typical values for GaAs are $X = 10^{-5}$ cm, $D = 200$ cm²/sec, and $v = 10^7$ cm/sec so that the stability limit is $T \cdot X^2/4D = 1.25 \times 10^{-13}$ sec. Note that for low values of diffusion, stability is limited by $T \cdot D/v^2$. Implicit integration of carrier density has been used in simulations of silicon semiconductors which exhibit low diffusion coefficients (4). Numerical experiments have indicated, however, that for devices with field dependent mobility, $\mu(\vec{E})$, the stability criteria derived from the linearized system are of limited usefulness in predicting performance of a particular method. The sample calculations to be presented subsequently were performed at a time increment of 3.96×10^{-13} sec, and numerical stability was maintained for the same time increment when the diffusion coefficient was reduced to zero. Additional numerical experiments have shown that, for GaAs devices operating in the negative differential mobility regime, implicit integration affords no improvement in computational efficiency over explicit integration.

Analysis of the stability of the external circuit equations is possible when the electric field in the device is assumed to be homogeneous and of sufficiently low magnitude that average electron velocity is a linear function of electric field. When these assumptions are made the device is seen to be capacitive. Thus, when the external circuit impedances are resistors a one time step delay applied to the loop currents in the external circuit equations, which leads to an explicit expression for the boundary potentials, also leads to numerical instability. Therefore, the implicit formulas, Eq. (23), are employed. A relaxation iteration with a relaxation constant less than one (under relaxation) is used for both the gate and drain circuits (9).

SAMPLE CALCULATIONS

The simulation is demonstrated by two sample calculations presented in Figs. 3-7. The solution is found on an 8x40 mesh exclusive of boundary nodes. The configuration which is simulated is that of Fig. 1 in which the source and drain are on the sides of the device and the gate is on the top. The parameters are as follows:

device length (x)	10 microns
device width (y)	2.19 microns
X	0.244 microns
T	3.96×10^{-13} sec
gate width	3.416 microns
Z_G	0
Z_D	R_0
D	200 cm/sec ²
N_0	10^{15} cm ⁻³

where R_0 is the intrinsic low field resistance which depends on the dimensions of the device in the z direction. Given the loop current normalization with respect to device depth, it is sufficient to state that $Z_D = R_0$. The background charge density on the gate contact is set to $10^{-3} N_0$. A three piece linear approximation of the velocity-electric field curve of an NDM device has been used in which the electron velocity at high field is one half the peak velocity. The source and gate potentials are zero. Realistic initial conditions are achieved

by applying a small drain bias potential to the device and running the simulation until the mobile carrier density, which is initially set to N_0 , reaches steady state.

Figure 3 shows the time and space evolution of the mobile carrier density and the vector distribution of current density within the FET which occur when the drain bias, V_{BD} , is ramped from 0.1 to 1.0, in normalized units, in 4 picoseconds. The left-hand column shows $N(x,y,t)$ at successive instants of time. For clarity in the display $N(x,y,t)$, expressed in units of N_0 , increases in the downward direction. The current density displays are vector displays showing both magnitude and direction. The line segments reduce to points when the magnitude of the total current density is zero and reach their maximum length when the magnitude of the current density is greater than or equal to the peak current for GaAs (see Fig. 2). The time evolution of the loop currents and the drain potential are displayed in Fig. 4 in normalized units.

The details of the display show an evolving depletion layer that moves into the semiconductor under the gate electrode. The depletion layer, where $N(x,y,t) < N_0$, implies a transverse component of electric field pointing in the direction of the gate electrode and causing electron flow into the semiconductor through the gate. Note the current density display of Fig. 3 at 5.3 ps and also Fig. 4 where the magnitude of the gate current initially exceeds the source current. In




Fig. 3. The time and space evolution of the normalized mobile carrier density, N/N_0 , and current density, i , which occurs when the drain bias potential is ramped from 0.1 to 1.0 in 4 ps.




Fig. 4. The time evolution of the loop currents and drain potential when the drain bias potential is ramped from 0.1 to 1.0 in 4 ps.

steady state the gate current approaches zero. It is significant to note in Fig. 3 that the current density in steady state is greatest under the gate contact where the cross-sectional area of the conducting channel is least. For the particular set of bias potentials all field values within the conducting channel are less than the electric field at peak current for GaAs and therefore the increase in current density is accomplished without any local regions of charge accumulation.

In the second sequence, shown in Figs. 5-7, the drain bias potential is ramped from 0.1 to 2.0 while the source and gate potentials are held at zero. In the absence of a gate electrode, such a drain bias potential would not be sufficiently large to cause the device to operate in the region of negative differential mobility. However, the constriction caused by the gate electrode increases the magnitude of the electric field under the gate to a level such that the device operates locally in the NDM regime. The scale of Fig. 5 is such that the length of the line segments representing current density merge into a solid line just as the NDM regime is entered. The area in which NDM operation is initiated may be clearly seen just under the gate. An accumulation of mobile carriers occurs and, in the sequence shown in Fig. 6, moves from the gate to the drain where the accumulation decays. The process then repeats itself and will do so indefinitely. The evidence of oscillations within the device is the presence of oscillations in the loop current in the external circuit, Fig. 7. Note in Fig. 7 that the drain potential is time dependent and therefore an assumption of constant potential would not be realistic for this situation.

SUMMARY

A computer simulation has been presented which allows large signal time dependent analysis of bulk semiconductors operating in an external circuit. The simulation was developed to study negative differential mobility devices; however, any semiconducting material for which a velocity-electric field curve is known may be modeled. Although the sample calculations presented were performed for a specific contact configuration, the simulation permits placement of the contacts anywhere on the boundaries. The primary limitation of the numerical technique is that the device must be modeled on a rectangle.

By simulating the interaction of the semiconducting device and the external circuit a more representative analysis of device behavior is possible; particularly in those situations where the assumption of constant electrode potential is not valid.

This study was supported by the U. S. Navy, Office of Naval Research.




Fig. 5. The normalized mobile carrier density and current density at the initiation of an accumulation of mobile carriers.




Fig. 6. A time sequence showing the formation and propagation of Gunn domains in a GaAs FET.

REFERENCES

1. Shockley, W., "A Unipolar Field-Effect Transistor," Proc. IRE, Vol. 40, p. 1365, 1952.
2. Kennedy, D. P. and R. R. O'Brien, "Computer Aided Two-Dimensional Analysis of the Junction Field-Effect Transistor," IBM J. Res. Develop., Vol. 14, p. 95, 1970.
3. Goto, G., T. Nakamura and T. Isolie, "Two Dimensional Domain Dynamics in a Planar Schottky-Gate Gunn-Effect Device," IEEE Trans. Electron. Devices, Vol. ED-22, p. 120, 1975.
4. Reiser, M., "Large Scale Numerical Simulation in Semiconductor Device Modelling," Computer Methods in Applied Mechanics and Engineering, Vol. 1, pp. 17-38, April, 1973.
5. Suzuki, N., H. Yanai, and T. Ikoma, "Simple Analysis and Computer Simulation of Lateral Spreading of Space Charge in Bulk GaAs," IEEE Trans. Electron Devices, Vol. ED-19, pp. 364-375, March, 1972.
6. Butcher, P. N. and W. Fawcett, "Calculation of the Velocity-Field Characteristic for Gallium Arsenide," Physics Letters, Vol. 21, No. 5, pp. 489-490, June, 1966.
7. Ruch, J. G. and G. S. Kino, "Transport Properties of GaAs," Physics Review, Vol. 174, pp. 921-931, 1968.
8. Dorr, F. W., "The Direct Solution of the Discrete Poisson Equation on a Rectangle," SIAM Review, Vol. 12, No. 2, pp. 248-263, April, 1970.
9. McHugh, T. M., "Numerical Stability of Computer Simulations of Semiconducting Devices," United Technologies Research Center Report UTRC76-42, June, 1976.




Fig. 7. The time evolution of loop currents and drain potential which occurs during Gunn type oscillations. The transient and the first cycle of the oscillation is shown.

DISTRIBUTION LIST FOR R77-912818-3

<u>Addressee</u>	<u>Number of Copies</u>
Director Advanced Research Projects Agency ATTN: Technical Library 1400 Wilson Boulevard Arlington, Virginia 22209	1
Office of Naval Research Electronics Program Office (Code 427) 800 North Quincy Street Arlington, Virginia 22217	1
Office of Naval Research Code 102IP 800 North Quincy Street Arlington, Virginia 22217	6
Naval Research Laboratory Department of the Navy ATTN: Code 2627 Washington, D. C. 20375	6
Office of the Director of Defense Research and Engineering Information Office Library Branch The Pentagon Washington, D. C. 20301	1
U. S. Army Research Office Box CM, Duke Station Durham, North Carolina 27706	1
Defense Documentation Center Cameron Station Alexandria, Virginia 22314	12
Director National Bureau of Standards ATTN: Technical Library Washington, D. C. 20234	1
Commanding Officer Office of Naval Research Branch Office 537 South Clark Street Chicago, Illinois 60605	1

<u>Addressee</u>	<u>Number of Copies</u>
San Francisco Area Office Office of Naval Research 50 Fell Street San Francisco, California 94102	1
Air Force Office of Scientific Research Department of the Air Force Washington, D. C. 20333	1
Commanding Officer Office of Naval Research Branch Office 1030 East Green Street Pasadena, California 91101	1
Commanding Officer Office of Naval Research Branch Office 495 Summer Street Boston, Massachusetts 02210	1
Director U. S. Army Engineering Research and Development Laboratories Fort Belvoir, Virginia 22060 ATTN: Technical Documents Center	1
ODDE&E Advisory Group on Electron Devices 201 Varick Street New York, New York 10014	1
New York Area Office Office of Naval Research 207 West 24th Street New York, New York 10011	1
Air Force Weapons Laboratory Technical Library Kirtland Air Force Base Albuquerque, New Mexico 87117	1
Air Force Avionics Laboratory Air Force Systems Command Technical Library Wright-Patterson Air Force Base Dayton, Ohio 45433	1
Air Force Cambridge Research Laboratory L. G. Hanscom Field Technical Library Cambridge, Massachusetts 02138	1

<u>Addressee</u>	<u>Number of Copies</u>
Harry Diamond Laboratories Technical Library Connecticut Avenue At Van Ness, N. W. Washington, D. C. 20438	1
Naval Air Development Center ATTN: Technical Library Johnsville Warminster, Pennsylvania 18974	1
Naval Weapons Center Technical Library (Code 753) China Lake, California 93555	1
Naval Training Device Center Technical Library Orlando, Florida 22813	1
Naval Research Laboratory Underwater Sound Reference Division Technical Library P. O. Box 8337 Orlando, Florida 32806	1
Navy Underwater Sound Laboratory Technical Library Fort Trumbull New London, Connecticut 06320	1
Commandant, Marine Corps Scientific Advisor (Code AX) Washington, D. C. 20380	1
Naval Ordnance Station Technical Library Indian Head, Maryland 20640	1
Naval Ship Engineering Center Philadelphia Division Technical Library Philadelphia, Pennsylvania 19112	1
Naval Postgraduate School Technical Library (Code 0212) Monterey, California 93940	1
Naval Missile Center Technical Library (Code 5632.2) Point Mugu, California 93010	1

<u>Addressee</u>	<u>Number of Copies</u>
Naval Ordnance Station Technical Library Louisville, Kentucky 40214	1
Naval Oceanographic Office Technical Library (Code 1640) Suitland, Maryland 20390	1
Naval Explosive Ordnance Disposal Facility Technical Library Indian Head, Maryland 20640	1
Naval Electronics Laboratory Center Technical Library San Diego, California 92152	1
Naval Undersea Warfare Center Technical Library 3202 East Foothill Boulevard Pasadena, California 91107	1
Naval Weapons Laboratory Technical Library Dahlgren, Virginia 22448	1
Naval Ship Research and Development Center Central Library (Code L42 and L43) Washington, D. C. 20007	1
Naval Ordnance Laboratory White Oak Technical Library Silver Spring, Maryland 20910	
Naval Avionics Facility Technical Library Indianapolis, Indiana 46218	1
I. L. Krulac Reliability Analysis Center RADC (RBRAC) Griffiss AFB New York 13441	1
Naval Plant Representative Office C/O UAC Pratt and Whitney Division East Hartford, Connecticut 06108	1

Addressee

Number of Copies

Office of Naval Research
Code 200
800 North Quincy Street
Arlington, Virginia 22217

1